Abstract-The amount of memory in buffered crossbars is proportional to the number of crosspoints, or O(N 2 ), where N is the number of ports, and to the crosspoint buffer size, which is defined by the distance between the line cards and the buffered crossbar, to achieve 100% throughput under high-speed data flows. A long distance between these two components can make a buffered crossbar costly to implement. In this letter, we propose a load-balanced combined input-crosspoint buffered packet switch that uses small crosspoint buffers and no speedup. The proposed switch reduces the required size of the crosspoint buffers by a factor of N and keeps the cells in sequence.
I. INTRODUCTION
A S OPTICAL technologies spread quickly and ubiquitously, it is becoming feasible to transmit single flows with increasingly high data rates. High-performance switches and routers are required to handle such flows and, therefore, to provide high-speed ports.
Combined input-crosspoint buffered (CICB) switches are an alternative to input-buffered switches to relax arbitration timing and to provide high-performance switching for packet switches with high-speed ports [1] . 1 Incoming variable-size packets are segmented into fixed-length packets, called cells, at the ingress side of a switch and re-assembled at the egress side, before the packets depart from the switch. This letter considers the use of cells.
The amount of memory in a buffered crossbar is N 2 × k × L, where N is the number of input/output ports, k is the crosspoint buffer size in number of cells, and L is the cell size in bytes. The value of k is defined by the length of the roundtrip time (RT T ), defined in [2] as the sum of the delays of 1) the input arbitration IA, 2) the transmission of a cell from an input to the crossbar d1, 3) the output arbitration OA, and 4) the transmission of the flow-control information back from the crossbar to the input, d2. Cell and bit alignments are included in the transmission times. For example, the switch proposed in 1 There is a large number of works in CICB switches that cannot be cited here for lack of space.
[2] requires the size of k be equal to or larger than the roundtrip time to avoid throughput degradation or crosspoint-buffer underflow for flows (here defined as the data arriving at input i and destined to output j, where 0 ≤ i, j ≤ N − 1) with high data rates.
In a CICB switch, the crosspoint-buffer size to avoid underflow by flows of data rate C b/s, where C is the port speed, is RT T = d1 + OA + d2 + IA ≤ k, such that cells are transmitted continuously every time slot [2] .
Furthermore, as the buffered crossbar can be physically located far from the input ports, actual RT T s can be long. To support long RT T s in a buffered-crossbar switch, the crosspoint-buffer size needs to be increased [3] , such that up to RT T cells can be buffered. However, the memory amount that can be allocated in a chip is limited, and therefore, it can make the implementation costly or infeasible when the distance between line cards and the buffered crossbar is long. An interesting scheme using limited memory is presented in [4] for a switch with p traffic classes, where the crosspoint buffer size is larger than RT T for a single class, and smaller than p × RT T .
A solution to keep the crosspoint buffer small while supporting long RT T s and high data rates is needed. In this paper, we study a CICB switch that uses round-robin arbitration and credit-based flow control under long round-trip times and high data-rate flows. We show the throughput degradation as a function of the round-trip time and the crosspoint buffer size in buffered crossbar switches with dedicated connections and crosspoints. By considering the Birkhoff-Von Neumann switch [5] , we propose using an extra switching stage, as a load balancer, with a buffered crossbar to relax the crosspoint buffer size such that flows with high data rates can be handled when k < RT T . We show that this architecture supports high data-rate flows and RT T = kN , which results in a crosspointbuffer of size This letter is organized as follows. Section II discusses the effect of long round-trip times in a CICB switch. Section III introduces the proposed load-balanced CICB switch. Section IV presents the throughput performance of the load-balanced CICB switch. Section V presents the conclusions. 
II. EFFECTS OF LONG ROUND-TRIP TIME AND LIMITED k
To keep up with high data rates, switch ports must be able to handle flows of up to C b/s, 2 where C is the data-rate capacity of a port in a switch or router. In a CICB switch (e.g., the CIXB switch presented in [2] ), the maximum flow rate that can be supported is C k RT T . Note that when r f (i,j) = C, where r f (i,j) is the rate of f (i, j), the maximum flow rate that the CIXB switch can transfer from inputs to outputs is equivalent to its achievable throughput.
We simulated the CIXB switch to observe the throughput obtained under different k and RT T values in a 32 × 32 switch, and to validate the traffic model to test the proposed architecture. Different from [2] , we consider RT T > 0 in this letter. Here, we assume that the distances between input ports and the buffered crossbar are identical. 3 To model flows with different rates, we consider the unbalanced traffic model [2] . This model uses w + 1−w N as the fraction of the input load directed from input i to output j, for j = i, where w is the unbalanced probability, and the fraction 1−w N of the input load directed from input i to output j for j = i (i.e., uniform distribution). Therefore, the fraction of C that f (i, j) uses is r f (i,j) = w + We emphasize our observations in these two w values in the unbalanced traffic model. Fig. 1 shows that flows with a rate r f (i,j) = r min f (i,j) (i.e., w=0), the throughput is 100% for k = RT T , as shown by curves 1) and 5), and for longer RT T s or k < RT T , as shown by curves 3)-6), where k ≥ 2. However, the throughput is less than 100%, as shown by curve 2), where RT T = 31 and k = 1. The low data rate and uniform distribution of traffic relax the demand for crosspoint buffer space, resulting in high throughput.
However, as the data rate of the flow increases (i.e., w), throughput degradation increases as RT T becomes longer. The worst-case scenario is observed when r f (i,j) = C b/s (i.e., w=1) where the achieved throughput is k RT T for RT T > k, as curves 2), 3), 4), and 6) show.
III. LOAD-BALANCED COMBINED INPUT-CROSSPOINT BUFFERED SWITCH
The switch has virtual output queues (VOQs) in the input ports, a load-balancing stage (e.g., bufferless crossbar), and a buffered crossbar. In this switch, input ports are also called external inputs, each of which is denoted as EI i , at the loadbalancer side. The outputs of the load-balancing stage are called internal outputs, each of which is denoted as IO h , where 0 ≤ h ≤ N − 1. IOs are physically equivalent to the inputs of the buffered crossbar, also called internal inputs, each of which is denoted as II h . The outputs of the buffered crossbar, or output ports, are also called external outputs, each of which is denoted as EO j . 
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Output arbiter Ouput arbiter The load-balancing stage uses pre-determined and cyclic configurations connecting its inputs and outputs at predetermined time slots (e.g., EI i is connected to IO (h+t) mod N , where t is any given time slot). A crosspoint in the buffered crossbar that connects II h to EO j , is denoted as XP (h, j). Fig. 2 shows this architecture, where the transmission delays between ports and the crosspoint are denoted by d1 and d2. We consider crosspoint buffers where k ≥ 1. There are N VOQs at each input. A VOQ at input i that stores cells for output j is denoted as V OQ(i, j). Each EI i has N VOQ counters V C i,j , that counts the number of cells in V OQ(i, j) that have not been selected for dispatching.
The buffer at XP (h, j) is denoted as XP B(h, j).
At EI i , cells destined to output j arrive at V OQ(i, j) and wait for dispatching until they are selected by the input arbiter. The input arbiter, placed in the buffered crossbar, selects the next cell to be forwarded to the crossbar. The input arbiter uses a round-robin schedule to select a nonempty VOQ by considering those V C i,j > 0. When a cell is dispatched by the input, the packet traverses the loadbalancing stage, which follows a pre-determined and fixed order to connect EIs to IOs. A cell going from EI i to EO j may enter the buffered crossbar through II h and be stored in XP B(h, j) . Cells leave EO j after being selected by the output arbiter. The output arbiter uses first-come first-serve Fig. 3 . Throughput of the 32 × 32 load-balanced CICB switch.
(FCFS) selection to keep cells of f (i, j) in sequence. The output arbiter considers the time when a cell arrives at the crosspoint buffer to perform FCFS among dedicated crosspoint buffers. We use the following theorem to explain why FCFS, used as a selection policy by output arbiters, is sufficient to keep cells in sequence. Theorem 1: Cells are served in-sequence when First-Come First-Serve (FCFS) is used as selection policy by an output arbiter in a load-balanced CICB switch, for any XPB size. For the sake of brevity, we summarize the proof of the theorem as follows.
Proof: Since one cell is transferred from V OQ(i, j) to XP B h,j per time slot, and there are no buffers in between, then cells from that VOQ (or flow) arrive in the departure order. As the crossbar assigns a sequence service number (SSN), which is equivalent to the arrival time, to each cell at arrival then cells in a crosspoint buffer are placed in the XPB in the order they arrived the buffered crossbar as the management of cells in an XPB follows a First-In First-Out policy.
Because an output arbiter uses FCFS selection, the SSN of a cell determines the service order, independently of the contents in other XPBs. Therefore, it is clear that, ∀ c1 i,j (t a ), or a cell from input i destined to output j that arrived at t a to XPB of output j, there is no c2 i,j (t b ), where t b > t a , such that c2 departs from output j before cell c1. This is feasible because all crosspoint buffers can be located within the same chip and the assigment of SSN is easy to implement.
The input arbitration is performed by considering V C i,j and crosspoint occupancy. The selection information is sent from the buffered crossbar to the corresponding VOQ (i.e., d2). Cells and VOQ selection information experience transmission delay between input ports and the buffered crossbar.
IV. THROUGHPUT OF THE LOAD-BALANCED CICB SWITCH We observe the effect of long RT T s in the proposed switch model by measuring the switch throughput under the unbalanced traffic model, as discussed in Section II. The decreased throughput around w=0.7 in the curves where kN − RT T is small or close to 0, is the result of having a limited and small k, mixed traffic (the high data-rate flows are mixed with a large number of low data-rate flows) as described in Section II, and round-robin arbitration at the inputs. Nevertheless, this throughput is higher than that of the switch in Section II. In these cases, a more effective arbitration scheme [6] can be used to improve the throughput for small kN − RT T values. Note that the throughput is close to 100% for all w and for large kN − RT T values. In general, the load-balancing stage improves the switching performance.
V. CONCLUSIONS
We presented the effect of long round-trip times RT T s, where the crosspoint buffer size k is such that k < RT T . We observed that switches based on buffered crossbars with dedicated crosspoint-buffer access have their maximum throughput as the ratio of k RT T , when input ports handle a single flow with a data rate equal to the port capacity. To minimize the crosspoint-buffer size, we proposed a switch model that uses a load-balancing stage in front of the buffered crossbar, such inputs can flexibly access different crosspoint buffers. The proposed switch supports RT T s that can be kN -time-slot long, while providing 100% throughput for such high datarate flows. As a comparison, for a given RT T size, the loadbalanced CICB switch requires a minimum k = RT T N cells while a simple CICB switch requires a minimum k = RT T cells. Therefore, the proposed switch relaxes the amount of memory to 1 N of the amount required by a CICB switch with dedicated access to crosspoint buffers.
